Method of forming an electrode on a substrate and a semiconductor device structure including an electrode

ABSTRACT

A method of forming an electrode on a substrate is disclosed. The method may include: contacting the substrate with a first vapor phase reactant comprising a titanium tetraiodide (TiI4) precursor; contacting the substrate with a second vapor phase reactant comprising a nitrogen precursor; and depositing a titanium nitride layer over a surface of the substrate thereby forming the electrode; wherein the titanium nitride layer has an electrical resistivity of less than 400 μΩ-cm. Related semiconductor device structures including a titanium nitride electrode deposited by the methods of the disclosure are also provided.

CROSS-REFERENCE TO RELATED PATENT APPLICATION

This application is a continuation of, and claims priority to and the benefit of, U.S. patent application Ser. No. 17/038,514, filed Sep. 30, 2020 entitled “METHOD OF FORMING AN ELECTRODE ON A SUBSTRATE AND A SEMICONDUCTOR DEVICE STRUCTURE INCLUDING AN ELECTRODE,” which is a continuation of, and claims priority to and the benefit of, U.S. patent application Ser. No. 16/356,394, filed Mar. 18, 2019 entitled “METHOD OF FORMING AN ELECTRODE ON A SUBSTRATE AND A SEMICONDUCTOR DEVICE STRUCTURE INCLUDING AN ELECTRODE,” now U.S. Pat. No. 10,847,371 issued on Nov. 24, 2020, which claims priority to and the benefit of U.S. Provisional Patent Application No. 62/648,832, filed Mar. 27, 2018 entitled “METHOD OF FORMING AN ELECTRODE ON A SUBSTRATE AND A SEMICONDUCTOR DEVICE STRUCTURE INCLUDING AN ELECTRODE,” the disclosures of which are hereby incorporated by reference herein.

FIELD OF INVENTION

The present disclosure relates generally to methods for forming an electrode on a substrate and particularly methods for a forming a titanium nitride electrode on a partially fabricated semiconductor device structure. The present disclosure also generally relates to a semiconductor device structure and particularly a semiconductor device structure including a titanium nitride electrode.

BACKGROUND OF THE DISCLOSURE

In the field of semiconductor device fabrication, the trend is towards a reduction in the deposition temperature of metal-containing films, such as, for example, pure metals, metal nitrides, metal carbides, and metal silicides. A reduction in the deposition temperature of metal-containing films may be desirable due to decreasing thermal budget requirements often necessary for the fabrication of state of the art semiconductor device structures, such as, for example, complementary metal-oxide-semiconductor (CMOS) device structures, or memory devices such as dynamic random access memory (DRAM) devices. In particular semiconductor fabrication processes, high temperature deposition of metal-containing films may result in, unwanted thermal diffusion of metal species into adjacent dielectric materials, undesirable diffusion of dopant species in transistor structures, and the formation of unwanted materials.

However, a reduction in the deposition temperature of metal-containing films, such as, for example, titanium nitride films, may have a detrimental effect on the quality of the deposited film. For example, a reduction in the deposition temperature of a titanium nitride film may have the consequence of a titanium nitride film with reduced crystalline quality and lower density. In the particular case in which the film is electrically conductive, a reduction in deposition temperature may result in an increase in the electrical resistivity of the film as-deposited. Accordingly, methods are desired for depositing a metal-containing film at a reduced deposition temperature whilst maintaining the quality of the as-deposited film.

SUMMARY OF THE DISCLOSURE

This summary is provided to introduce a selection of concepts in a simplified form. These concepts are described in further detail in the detailed description of example embodiments of the disclosure below. This summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.

In some embodiments of the disclosure, methods for forming an electrode on a substrate are provided. The method may comprise: contacting the substrate with a first vapor phase reactant comprising a titanium tetraiodide (TiI₄); contacting the substrate with a second vapor phase reactant comprising a nitrogen precursor; and depositing a titanium nitride layer over a surface of the substrate thereby forming the electrode; wherein the titanium nitride layer has an electrical resistivity of less than 400 μΩ-cm.

In some embodiments of the disclosure, semiconductor device structures are provided. The semiconductor device structure may comprise: a partially fabricated semiconductor device structure; and a titanium nitride electrode disposed over the partially fabricated semiconductor device structure; wherein the titanium nitride electrode has an electrical resistivity of less than 400 μΩ-cm.

For purposes of summarizing the invention and the advantages achieved over the prior art, certain objects and advantages of the invention have been described herein above. Of course, it is to be understood that not necessarily all such objects or advantages may be achieved in accordance with any particular embodiment of the invention. Thus, for example, those skilled in the art will recognize that the invention may be embodied or carried out in a manner that achieves or optimizes one advantage or group of advantages as taught or suggested herein without necessarily achieving other objects or advantages as may be taught or suggested herein.

All of these embodiments are intended to be within the scope of the invention herein disclosed. These and other embodiments will become readily apparent to those skilled in the art from the following detailed description of certain embodiments having reference to the attached figures, the invention not being limited to any particular embodiment(s) disclosed.

BRIEF DESCRIPTION OF THE DRAWING FIGURES

While the specification concludes with claims particularly pointing out and distinctly claiming what are regarded as embodiments of the invention, the advantages of embodiments of the disclosure may be more readily ascertained from the description of certain examples of the embodiments of the disclosure when read in conjunction with the accompanying drawings, in which:

FIG. 1 illustrates a process flow of an exemplary cyclical deposition method according to the embodiments of the disclosure;

FIG. 2A illustrates a graph demonstrating the relationship between electrical resistivity and substrate temperature during the deposition of titanium nitride films utilizing a titanium tetrachloride (TiCl₄) precursor and utilizing a titanium tetraiodide (TiI₄) precursor.

FIG. 2B illustrates a graph demonstrating the relationship between electrical resistivity and the thickness of a number of titanium nitride films deposited utilizing a titanium tetraiodide (TiI₄) according to the embodiments of the disclosure;

FIG. 3A illustrates x-ray diffraction (XRD) data taken from a number of titanium nitride films deposited utilizing a titanium tetraiodide (TiI₄) precursor according to the embodiments of the disclosure;

FIG. 3B illustrates x-ray diffraction (XRD) data taken from a number of titanium nitride films deposited utilizing a titanium tetrachloride (TiCl₄) precursor according to prior art methods;

FIG. 4 illustrates a graph demonstrating the relationship between the atomic percentage of impurities within a titanium nitride film and the substrate temperature during the deposition. Percentage impurity concentration data is illustrated for titanium nitride films deposited utilizing the common titanium tetrachloride (TiCl₄) precursor and percentage impurity concentration data is also illustrated for titanium nitride films deposited utilizing the titanium tetraiodide (TiI₄) precursor of the embodiments of the current disclosure;

FIGS. 5A, 5B and 5C illustrate cross sectional schematic diagrams of prior art semiconductor device structures formed during the fabrication of an electrode;

FIGS. 6A, 6B and 6C illustrate cross sectional schematic diagrams of partially fabricated semiconductor device structures and the formation of an electrode over such partially fabricated semiconductor device structures according to the embodiments of the disclosure;

FIG. 7 illustrates a cross sectional schematic diagram of a dynamic random access memory (DRAM) device structure including a titanium nitride electrode deposited according the embodiments of the disclosure; and

FIG. 8 illustrates a schematic diagram of a reaction system configured to perform the methods of the disclosure.

DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

Although certain embodiments and examples are disclosed below, it will be understood by those in the art that the invention extends beyond the specifically disclosed embodiments and/or uses of the invention and obvious modifications and equivalents thereof. Thus, it is intended that the scope of the invention disclosed should not be limited by the particular disclosed embodiments described below.

The illustrations presented herein are not meant to be actual views of any particular material, structure, or device, but are merely idealized representations that are used to describe embodiments of the disclosure.

As used herein, the term “cyclic deposition” may refer to the sequential introduction of precursors (reactants) into a reaction chamber to deposit a film over a substrate and includes deposition techniques, such as atomic layer deposition and cyclical chemical vapor deposition.

As used herein, the term “cyclical chemical vapor deposition” may refer to any process wherein a substrate is sequentially exposed to two or more volatile precursors, which react and/or decompose on a substrate to produce a desired deposition.

As used herein, the term “substrate” may refer to any underlying material or materials that may be used, or upon which, a device, a circuit or a film may be formed.

As used herein, the term “atomic layer deposition” (ALD) may refer to a vapor deposition process in which deposition cycles, preferably a plurality of consecutive deposition cycles, are conducted in a process chamber. Typically, during each cycle the precursor is chemisorbed to a deposition surface (e.g., a substrate surface or a previously deposited underlying surface such as material from a previous ALD cycle), forming a monolayer or sub-monolayer that does not readily react with additional precursor (i.e., a self-limiting reaction). Thereafter, if necessary, a reactant (e.g., another precursor or reaction gas) may subsequently be introduced into the process chamber for use in converting the chemisorbed precursor to the desired material on the deposition surface. Typically, this reactant is capable of further reaction with the precursor. Further, purging steps may also be utilized during each cycle to remove excess precursor from the process chamber and/or remove excess reactant and/or reaction byproducts from the process chamber after conversion of the chemisorbed precursor. Further, the term “atomic layer deposition,” as used herein, is also meant to include processes designated by related terms such as, “chemical vapor atomic layer deposition”, “atomic layer epitaxy” (ALE), molecular beam epitaxy (MBE), gas source MBE, or organometallic MBE, and chemical beam epitaxy when performed with alternating pulses of precursor composition(s), reactive gas, and purge (e.g., inert carrier) gas.

As used herein, the term “film”, “thin film”, “layer” and “thin layer” may refer to any continuous or non-continuous structures and material deposited by the methods disclosed herein. For example, “film”, “thin film”, “layer” and “thin layer” could include 2D materials, nanorods, nanotubes, or nanoparticles or even partial or full molecular layers or partial or full atomic layers or clusters of atoms and/or molecules. “Film”, “thin film”, “layer” and “thin layer” may comprise material or a layer with pinholes, but still be at least partially continuous.

As used here, the term “semiconductor structure” may refer to any structure comprising semiconductor materials, including bulk semiconductor materials such as semiconductor substrates (either alone or in assemblies comprising other materials such as metal and insulators thereon), and semiconductor material layers (either alone or in assemblies comprising other materials such as metal and insulators). In addition, the term “semiconductor structure” also includes any supporting structure, including but not limited to, the semiconductor structures describe above. The term “semiconductor structure” may also refer to one or more semiconductor layers or structures which includes active or operable portions of semiconductor devices, as well as semiconductor structures formed during a process that have been fabricated thereon.

As used herein, the term “partially fabricated semiconductor device structure” may refer to any structure comprising fabricated and partially fabricated active or passive device components intended to be incorporated into one or more semiconductor devices.

As used herein, the term “electrode” may refer to an electrically conductive member, or at least a portion of an electrically conductive member, configured to pass an electrical current through one or more device structures.

As used herein, the term “titanium nitride” and “titanium nitride film” may refer to materials comprising titanium species and nitrogen species and may also include ternary titanium nitride films, such as, but not limited to, titanium silicon nitride (TiSiN), titanium oxygen nitride (TiON), or titanium aluminum nitride (TiAlN).

A number of example materials are given throughout the embodiments of the current disclosure, it should be noted that the chemical formulas given for each of the example materials should not be construed as limiting and that the non-limiting example materials given should not be limited by a given example stoichiometry.

The present disclosure includes methods that may be utilized to form an electrode on a substrate and in particularly methods for depositing a titanium nitride electrode over a partially fabricated semiconductor device structure utilizing a cyclical deposition process.

Titanium nitride (TiN) may be useful for many applications in semiconductor device fabrication processes. One or more titanium nitride layers may be utilized as the diffusion barrier layer in an electrode application, wherein the titanium nitride layer may prevent the diffusion of a copper conductor into a surrounding dielectric material. In addition, titanium nitride layers may be utilized as an electrically conductive electrode to memory devices, such as, for example, dynamic random access memory (DRAM) devices.

A common requisite for the deposition of a titanium nitride film is that the deposition process is extremely conformal. For example, conformal deposition is often required in order to uniformly deposit a titanium nitride film over three-dimensional structures including high aspect ratio features.

Cyclical deposition processes, such as, atomic layer deposition (ALD) and cyclical chemical vapor deposition (CCVD), sequentially introduce one or more precursors (reactants) into a reaction chamber wherein the precursors react with the surface of the substrate one at a time in a sequential, self-limiting, manner. Cyclical deposition processes have been demonstrated to produce titanium nitride films with excellent conformality with atomic level thickness control.

In ALD-type processes, a number of precursors may be utilized as the vapor reactant source of titanium for the deposition of a titanium nitride film. One of the most commonly utilized titanium precursors in ALD-type processes is titanium tetrachloride (TiCl₄) due to titanium tetrachloride's advantageous volatility and relatively low cost. However, the deposition of titanium nitride films, utilizing titanium tetrachloride (TiCl₄) as the titanium precursor, may require relatively high temperature depositions, e.g., between approximately 400° C.-600° C., in order to achieve a titanium nitride film with suitable characteristics, such as, for example, a low electrical resistivity. In addition, the titanium tetrachloride (TiCl₄) may liberate chlorine species during the high temperature deposition process which may undesirably etch certain portions of the substrate on which deposition is being performed. Accordingly, methods and related semiconductor device structures are desirable that enable a reduced deposition temperature for titanium nitride films whilst maintaining high quality film characteristics, such as, for example, low electrical resistivity, low impurity concentration, and a high quality crystal structure.

Therefore, the embodiments of the disclosure may comprise a method of forming an electrode on a substrate. The method may comprise: contacting the substrate with a first vapor phase reactant comprising a titanium tetraiodide (TiI₄) precursor, contacting the substrate with a second vapor phase reactant comprising a nitrogen precursor; and depositing a titanium nitride layer over a surface of the substrate thereby forming the electrode; wherein the titanium nitride layer has an electrical resistivity of less than less than 400 μΩ-cm.

In some embodiments of the disclosure, a titanium nitride layer (or film) may be deposited by a cyclical deposition process utilizing titanium tetraiodide (TiI₄) as the titanium precursor. A non-limiting example embodiment of a cyclical deposition process may include atomic layer deposition (ALD), wherein ALD is based on typically self-limiting reactions, whereby sequential and alternating pulses of reactants are used to deposit about one atomic (or molecular) monolayer of material per deposition cycle. The deposition conditions and precursors are typically selected to provide self-saturating reactions, such that an adsorbed layer of one reactant leaves a surface termination that is non-reactive with the gas phase reactants of the same reactant. The substrate is subsequently contacted with a different reactant that reacts with the previous termination to enable continued deposition. Thus, each cycle of alternated pulses typically leaves no more than about one monolayer of the desired material. However, as mentioned above, the skilled artisan will recognize that in one or more ALD cycles more than one monolayer of material may be deposited, for example if some gas phase reactions occur despite the alternating nature of the process.

In an ALD-type process for depositing a titanium nitride film, one deposition cycle may comprise, contacting the substrate to a first reactant, removing any unreacted first reactant and reaction byproducts from the reaction space, and contacting the substrate to a second reactant, followed by a second removal step. The first reactant may comprise a titanium tetraiodide precursor (“the titanium precursor”) and the second reactant may comprise a nitrogen precursor (“the nitrogen precursor”).

Precursors may be separated by inert gases, such as argon (Ar) or nitrogen (N₂), to prevent gas-phase reactions between reactants and enable self-saturating surface reactions. In some embodiments, however, the substrate may be moved to separately contact a first vapor phase reactant and a second vapor phase reactant. Because the reactions self-saturate, strict temperature control of the substrates and precise dosage control of the precursors may not be required. However, the substrate temperature is preferably such that an incident gas species does not condense into monolayers nor decompose on the surface. Surplus chemicals and reaction byproducts, if any, are removed from the substrate surface, such as by purging the reaction space or by moving the substrate, before the substrate is contacted with the next reactive chemical. Undesired gaseous molecules can be effectively expelled from a reaction space with the help of an inert purging gas. A vacuum pump may be used to assist in the purging.

Reactors capable of being used to deposit titanium nitride films can be used for the deposition. Such reactors include ALD reactors, as well as CVD reactors equipped with appropriate equipment and means for providing the precursors. According to some embodiments, a showerhead reactor may be used. According to some embodiments, cross-flow, batch, minibatch, or spatial ALD reactors may be used. In at least one embodiment, a vertical furnace reactor may be used.

In some embodiments, the wafers rotate during processing. In other embodiments, the batch reactor comprises a minibatch reactor configured to accommodate 10 or fewer wafers, 8 or fewer wafers, 6 or fewer wafers, 4 or fewer wafers, or 2 or fewer wafers. In some embodiments in which a batch reactor is used, wafer-to-wafer non-uniformity is less than 3% (1sigma), less than 2%, less than 1% or even less than 0.5%.

The deposition processes described herein can optionally be carried out in a reactor or a reaction chamber connected to a cluster tool. In a cluster tool, because each reaction chamber is dedicated to one type of process, the temperature of the reaction chamber in each module can be kept constant, which improves the throughput compared to a reactor in which the substrate is heated up to the process temperature before each run. Additionally, in a cluster tool it is possible to reduce the time to pump the reaction chamber to the desired process pressure levels between substrates. In some embodiments of the disclosure, the deposition process may be performed in a cluster tool comprising multiple reaction chambers, wherein each individual reaction chamber may be utilized to expose the substrate to an individual precursor gas and the substrate may be transferred between different reaction chambers for exposure to multiple precursors gases, the transfer of the substrate being performed under a controlled ambient to prevent oxidation/contamination of the substrate. In some embodiments of the disclosure, the deposition process may be performed in a cluster tool comprising multiple reaction chambers, wherein each individual reaction chamber may be configured to heat the substrate to a different deposition temperature.

A stand-alone reactor can be equipped with a load-lock. In that case, it is not necessary to cool down the reaction space between each run. In some embodiments a deposition process for depositing a titanium nitride film may comprise a plurality of deposition cycles, for example ALD cycles, or cyclical CVD cycles.

In some embodiments, the cyclical deposition processes are used to form titanium nitride films on a substrate and the cyclical deposition process may be an ALD type process. In some embodiments the cyclical deposition may be a hybrid ALD/CVD or cyclical CVD process. For example, in some embodiments, the growth rate of the ALD process may be low compared with a CVD process. One approach to increase the growth rate may be that of operating at a higher substrate temperature than that typically employed in an ALD process, resulting in a chemical vapor deposition process, but still taking advantage of the sequential introduction of precursors, such a process may be referred to as cyclical CVD.

According to some embodiments of the disclosure, ALD processes may be used to deposit a titanium nitride film on a substrate, such as a partially fabricated semiconductor device structure. In some embodiments of the disclosure, each ALD cycle comprises two distinct deposition steps or phases. In a first phase of the deposition cycle (“the metal phase”), the substrate surface on which deposition is desired is contacted with a first vapor phase reactant comprising a metal precursor which chemisorbs onto the substrate surface, forming no more than about one monolayer of reactant species on the surface of the substrate. In a second phase of the deposition (“the nitrogen phase”), the substrate surface on which deposition is desired is contacted with a second vapor phase reactant comprising a nitrogen precursor, wherein the nitrogen precursor may react with titanium species on a surface of the substrate to form a titanium nitride layer.

In some embodiments of the disclosure, the first vapor phase reactant may comprise a metal containing precursor, also referred to here as the “metal compound”. In some embodiments, the first vapor phase reactant may comprise a titanium tetraiodide (TiI₄) precursor.

In some embodiments of the disclosure, contacting the substrate with a first vapor phase reactant comprising a titanium tetraiodide (TiI₄) precursor may comprise exposing, i.e., contacting, the substrate to the titanium tetraiodide (TiI₄) precursor for a time period of between about 0.01 seconds and about 60 seconds, or between about 0.05 seconds and about 10 seconds, or between about 0.1 seconds and about 5.0 seconds. In addition, during the contacting of the substrate with the titanium tetraiodide (TiI₄) precursor, the flow rate of the titanium tetraiodide (TiI₄) precursor may be less than 2000 sccm, or less than 500 sccm, or even less than 100 sccm. In addition, during the contacting of the substrate with the titanium tetraiodide (TiI₄) precursor over the substrate the flow rate of the titanium tetraiodide (TiI₄) precursor may from about 1 to 2000 sccm, from about 5 to 1000 sccm, or from about 10 to about 500 sccm.

Excess titanium tetraiodide (TiI₄) precursor and reaction byproducts (if any) may be removed from the surface, e.g., by pumping with an inert gas. For example, in some embodiments of the disclosure, the methods may comprise a purge cycle wherein the substrate surface is purged for a time period of less than approximately 2.0 seconds. Excess metal precursor and any reaction byproducts may be removed with the aid of a vacuum, generated by a pumping system, in fluid communication with the reaction chamber.

In a second phase of the deposition cycle (“the nitrogen phase”) the substrate may be contacted with a second vapor phase reactant comprising a nitrogen precursor. In some embodiments of the disclosure, the nitrogen precursor may comprise at least one of ammonia (NH₃), hydrazine (N₂H₄), triazane (N₃H₅), tertbutylhydrazine (C₄H₉N₂H₃), methylhydrazine (CH₃NHNH₂), dimethylhydrazine ((CH₃)₂N₂H₂), or a nitrogen plasma.

In some embodiments of the disclosure, contacting, i.e., exposing, the substrate to the nitrogen precursor may comprise contacting of the nitrogen precursor to the substrate for a time period of between 0.1 seconds and 2.0 seconds, or from about 0.01 seconds to about 10 seconds, or less than about 20 seconds, or less than about 10 seconds, or even less than about 5 seconds. During the contacting of the nitrogen precursor to the substrate, the flow rate of the nitrogen precursor may be less than 30 slm, or less than 20 slm, or less than 10 slm, or less than 5 slm, or even less than 1 slm.

The second vapor phase reactant comprising a nitrogen precursor may react with titanium species left on the substrate. In some embodiments, the second phase precursor may comprise ammonia (NH₃) and the reaction with titanium species left on the substrate may deposit a titanium nitride layer.

Excess second vapor phase reactant (e.g., the nitrogen precursor) and reaction byproducts, if any, may be removed from the substrate surface, for example, by a purging gas pulse and/or vacuum generated by a pumping system. Purging gas is preferably any inert gas, such as, without limitation, argon (Ar), nitrogen (N₂), or helium (He). A phase is generally considered to immediately follow another phase if a purge (i.e., purging gas pulse) or other reactant removal step intervenes.

A deposition cycle in which the substrate is alternatively contacted with the first vapor phase reactant (i.e., the titanium tetraiodide precursor) and the second vapor phase reactant (i.e., the nitrogen precursor) may be repeated one or more times until a desired thickness of a titanium nitride film is deposited. It should be appreciated that in some embodiments of the disclosure, the order of the contacting of the substrate with the first vapor phase reactant and the second vapor phase reactant may be such that the substrate is first contacted with the second vapor phase reactant followed by the first vapor phase reactant. In addition, in some embodiments, the cyclical deposition process may comprise contacting the substrate with the first vapor phase reactant (i.e., the titanium precursor) one or more times prior to contacting the substrate with the second vapor phase reactant (i.e., the nitrogen precursor) one or more times and similarly may alternatively comprise contacting the substrate with the second vapor phase reactant one or more times prior to contacting the substrate with the first vapor phase reactant one or more times.

In addition, some embodiments of the disclosure may comprise non-plasma reactants, e.g., the first and second vapor phase reactants are substantially free of ionized reactive species. In some embodiments, the first and second vapor phase reactants are substantially free of ionized reactive species, excited species, or radical species. For example, both the first vapor phase reactant and the second vapor phase reactant may comprise non-plasma reactants to prevent ionization damage to the underlying substrate and the associated defects thereby created. The use of non-plasma reactants may be especially useful when the underlying substrate contains fragile fabricated, or least partially fabricated, semiconductor device structures as the high energy plasma species may damage and/or deteriorate device performance characteristics.

The cyclical deposition processes described herein, utilizing a titanium tetraiodide (TiI₄) precursor and a nitrogen precursor to deposit a titanium nitride layer, may be performed in an ALD or CVD deposition system with a heated substrate. For example, in some embodiments, methods may comprise heating the substrate to temperature of between approximately 300° C. and approximately 500° C., or even heating the substrate to a temperature of between approximately 200° C. and approximately 500° C. Of course, the appropriate temperature window for any given cyclical deposition process, such as, for an ALD reaction, will depend upon the surface termination and reactant species involved. Here, the temperature varies depending on the precursors being used and is generally at or below about 700° C. In some embodiments, the deposition temperature is generally at or above about 100° C. for vapor deposition processes, in some embodiments the deposition temperature is between about 100° C. and about 250° C., and in some embodiments the deposition temperature is between about 120° C. and about 200° C. In some embodiments the deposition temperature is less than about 500° C., or less than below about 400° C., or less than about 350° C., or below about 300° C. In some instances the deposition temperature can be below about 200° C., or below about 150° C., or even below about 100° C. In some instances the deposition temperature can be above about 20° C., or above about 50° C., or even above about 75° C. In some embodiments of the disclosure, the deposition temperature i.e., the temperature of the substrate during deposition, is approximately 400° C.

In some embodiments, the growth rate of the titanium nitride film is from about 0.005 Å/cycle to about 5 Å/cycle, or from about 0.01 Å/cycle to about 2.0 Å/cycle. In some embodiments, the growth rate of the titanium nitride film is more than about 0.05 Å/cycle, or more than about 0.1 Å/cycle, or more than about 0.15 Å/cycle, or more than about 0.20 Å/cycle, or more than about 0.25 Å/cycle, or even more than about 0.3 Å/cycle. In some embodiments, the growth rate of the titanium nitride film is less than about 2.0 Å/cycle, or less than about 1.0 Å/cycle, or less than about 0.75 Å/cycle, or less than about 0.5 Å/cycle, or even less than about 0.2 Å/cycle. In some embodiments of the disclosure, the growth rate of the titanium nitride film may be approximately 0.4 Å/cycle for a deposition temperature of approximately 400° C. In some embodiments of the disclosure, the growth rate of the titanium nitride film may be approximately 0.20 Å/cycle for a deposition temperature of approximately 300° C.

The embodiments of the disclosure may comprise a cyclical deposition which may be illustrated in more detail by exemplary cyclical deposition method 100 of FIG. 1. The method 100 may begin with a process block 110 which comprises, providing at least one substrate into a reaction chamber and heating the substrate to the deposition temperature. For example, the substrate may comprise one or more partially fabricated semiconductor device structures, the reaction chamber may comprise an atomic layer deposition reaction chamber, and the substrate may be heated to a deposition temperature of approximately less than 500° C. In addition, the pressure within the reaction chamber may be controlled to provide a reduced atmosphere in the reaction chamber. For example, the pressure within the reaction chamber during the cyclical deposition process may be less than 5 Torr, or less than 3 Torr, or even less than 1 Torr.

The method 100 may continue with a process block 120 which comprises, contacting the substrate with a titanium tetraiodide (TiI₄) precursor, for example, the substrate may be contacted with the titanium tetraiodide (TiI₄) for a time period of approximately 2 second. Upon contacting the substrate with the titanium tetraiodide (TiI₄) precursor, excess titanium tetraiodide (TiI₄) precursor and any reaction byproducts may be removed from the reaction chamber by a purge/pump process. The method 100 may continue with a process block 130 which comprises, contacting the substrate with a nitrogen precursor, such as, for example, ammonia (NH₃) for a time period of approximately 2 seconds. Upon contacting the substrate with the nitrogen precursor, the excess nitrogen precursor and any reaction byproducts may be removed from the reaction chamber by a purge/pump process.

The exemplary cyclical deposition method 100 wherein the substrate is alternatively and sequentially contacted with the titanium tetraiodide (TiI₄) precursor (process block 120) and contacted with the nitrogen precursor (process block 130) may constitute one deposition cycle. In some embodiments of the disclosure, the method of depositing a titanium nitride film may comprise repeating the deposition cycle one or more times. For example, the method 100 may continue with a decision gate 140 which determines if the cyclical deposition method 100 continues or exits via a process block 150. The decision gate 140 is determined based on the thickness of the titanium nitride film deposited, for example, if the thickness of the titanium nitride film is insufficient for the desired device structure, then the method 100 may return to the process block 120 and the processes of contacting the substrate with the titanium tetraiodide (TiI₄) precursor and contacting the substrate with the nitrogen precursor may be repeated one or more times. Once the titanium nitride film has been deposited to a desired thickness the method may exit via the process block 150 and the titanium nitride film and the underlying semiconductor structure may be subjected to additional processes to form one or device structures.

Films, or layers, comprising titanium nitride deposited according to some of the embodiments described herein may be continuous thin films. In some embodiments the thin films comprising a titanium nitride film deposited according to some of the embodiments described herein may be continuous at a thickness below approximately 100 nanometers, or below approximately 60 nanometers, or below approximately 50 nanometers, or below approximately 40 nanometers, or below approximately 30 nanometers, or below approximately 25 nanometers, or below approximately 20 nanometers, or below approximately 15 nanometers, or below approximately 10 nanometers, or below approximately 5 nanometers, or below approximately 2 nanometers, or lower. The continuity referred to herein can be physical continuity or electrical continuity. In some embodiments, the thickness at which a film may be physically continuous may not be the same as the thickness at which a film is electrically continuous, and the thickness at which a film may be electrically continuous may not be the same as the thickness at which a film is physically continuous.

In some embodiments, a titanium nitride film deposited according to some of the embodiments described herein may have a thickness from about 20 nanometers to about 100 nanometers. In some embodiments, a titanium nitride film deposited according to some of the embodiments described herein may have a thickness from about 20 nanometers to about 60 nanometers. In some embodiments, a titanium nitride film deposited according to some of the embodiments described herein may have a thickness from about 1 nanometer to about 10 nanometers. In some embodiments, a titanium nitride film deposited according to some of the embodiments described herein may have a thickness greater than about 20 nanometers, or greater than about 30 nanometers, or greater than about 40 nanometers, or greater than about 50 nanometers, or greater than about 60 nanometers, or greater than about 100 nanometers, or greater than about 250 nanometers, or greater than about 500 nanometers, or greater. In some embodiments a titanium nitride film deposited according to some of the embodiments described herein may have a thickness of less than about 50 nanometers, or less than about 30 nanometers, or less than about 20 nanometers, or less than about 15 nanometers, or less than about 10 nanometers, or less than about 5 nanometers, or less than about 3 nanometers, or less than about 2 nanometers, or even less than about 1 nanometer.

In some embodiments of the disclosure, the titanium nitride film may be deposited on a three-dimensional structure, e.g., a non-planar substrate comprising high aspect ratio features. In some embodiments, the step coverage of the titanium nitride film may be equal to or greater than about 50%, or greater than about 80%, or greater than about 90%, or greater than about 95%, or greater than about 98%, or greater than about 99%, or greater in structures having aspect ratios (height/width) of more than about 2, more than about 5, more than about 10, more than about 25, more than about 50, or even more than about 100.

The exemplary cyclical deposition methods described herein may be utilized to deposit titanium nitride films with reduced electrical resistivity when compared to prior art deposition methods. In more detail, FIG. 2A illustrates a graph demonstrating the relationship between electrical resistivity and substrate temperature during the cyclical deposition of a number of titanium nitride films deposited employing a prior art method utilizing a titanium tetrachloride (TiCl₄) precursor and alternatively utilizing the embodiments of the current disclosure, i.e., a cyclical deposition process utilizing a titanium tetraiodide (TiI₄) precursor. It should be noted that all the data present in FIG. 2A is collected from titanium nitride films with a thickness of approximately 100 Angstroms. The data represented by line 200 illustrates the electrical resistivity of a number of titanium nitride films deposited at various substrate temperatures utilizing a titanium tetrachloride (TiCl₄) precursor. The data represented by line 202 illustrates the electrical resistivity of a number a titanium nitride films deposited at various substrate temperatures utilizing a titanium tetraiodide (TiI₄) precursor according to the embodiments of the current disclosure. Examination of the electrical resistivity data in FIG. 2A clearly demonstrates that for a given substrate temperature the electrical resistivity (μΩ-cm) of the titanium nitride films deposited utilizing a titanium tetraiodide (TiI₄) precursor is substantially lower than the electrical resistivity (μΩ-cm) of the titanium nitride films deposited utilizing a titanium tetrachloride (TiCl₄) precursor. For example, in some embodiments of the disclosure, a titanium nitride layer may be deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than 350° C., wherein the titanium nitride layer has an electrical resistivity of less than 400 μΩ-cm. In some embodiments of the disclosure, a titanium nitride layer may be deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than 400° C., wherein the titanium nitride layer has an electrical resistivity of less than 200 μΩ-cm. In some embodiments of the disclosure, a titanium nitride layer may be deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than 450° C., wherein the titanium nitride layer has an electrical resistivity of less than 125 μΩ-cm.

Further data demonstrating the electrical resistivity of titanium nitride films deposited according to the embodiments of the disclosure are shown in FIG. 2B which comprises, a graph demonstrating the relationship between electrical resistivity (μΩ-cm) and the film thickness of a number of titanium nitride films deposited according to the embodiments of the disclosure. It should be noted that all the titanium nitride films utilized to produce the data in FIG. 2B were deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of 450° C. In some embodiments, a titanium nitride film may be deposited to a thickness of less than 100 Angstroms with an electrical resistivity of less than 100 μΩ-cm. In some embodiments, a titanium nitride film may be deposited to a thickness of less than 50 Angstroms with an electrical resistivity of less than 200 μΩ-cm. In some embodiments, a titanium nitride film may be deposited to a thickness of less than 40 Angstroms with an electrical resistivity of less than 250 μΩ-cm. In additional embodiments of the disclosure, a titanium nitride film may be deposited to a thickness of less than 40 Angstroms with an electrical resistivity of less than 150 μΩ-cm.

The exemplary cyclical deposition methods disclosed herein may also deposit titanium nitride films with improved average r.m.s. surface roughness. For example, in some embodiments, the titanium nitride films may have an average r.m.s. surface roughness (R_(a)) (as-deposited) of less than 4 Angstroms, or less than 2 Angstroms, or even less than 0.5 Angstroms. The average r.m.s. surface roughness (R_(a)) of the as-deposited titanium nitride films may be determined employing atomic force microscopy, e.g., by a scanning a surface area of approximately 100 μm×100 μm.

The exemplary cyclical deposition methods disclosed herein may also deposit titanium nitride films with an increased density compared with prior deposition methods. For example, in some embodiments of the disclosure, the titanium nitride films may have a density greater than 4.8 g/cm³, or greater than 5.0 g/cm³, or even greater than 5.3 g/cm³. In some embodiments, the titanium nitride film deposited according to the embodiments of the current disclosure may have a density of equal to or greater than approximately 4.85 g/cm³ when deposited at a deposition temperature of less than approximately 300° C. In some embodiments, the titanium nitride film deposited according to the embodiments of the current disclosure may have a density of equal to or greater than approximately 5.25 g/cm³ when deposited at a deposition temperature of less than approximately 400° C.

The exemplary cyclical deposition methods disclosed herein may also deposit titanium nitride films with an improved crystalline structure. In more detail, FIG. 3A illustrates a graph showing the 2 theta x-ray diffraction (XRD) scans of a number of titanium nitride films deposited according to the embodiments of the disclosure. For example, the data represented by line 300 was measured from a titanium nitride film deposited utilizing titanium tetraiodide (TiI₄) as the titanium precursor at a substrate temperature of 300° C. to a thickness of approximately 180 Angstroms, and the data represented by line 302 was measured from a titanium nitride film deposited utilizing titanium tetraiodide (TiI₄) as the titanium precursor at a substrate temperature of 400° C. to a thickness of approximately 180 Angstroms. Both sets of XRD data clearly show peaks at the position denoted by the label 304 and the position denoted by the label 306, wherein the peak denoted by label 304 corresponds to a <111> crystal structure and the peak denoted by label 306 corresponds to a <200> crystal structure. An indication of the crystal quality of the titanium nitride films deposited according to the embodiments of the current disclosure may be ascertained by the width of the peaks in the XRD data and in particular the crystalline quality may ascertained by examination of the full-width-half-maximum (FWHM) value of the <111> crystal structure peak denoted by label 304. For example, in some embodiments of the disclosure the titanium nitride may be deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than or equal to 400° C. and the resulting titanium nitride film may comprise a <111> crystal structure as illustrated by peak 304 in the XRD data of FIG. 3A, the peak 304 in the XRD having a FWHM of less than 1°. In some embodiments of the disclosure, the titanium nitride may be deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than or equal to 300° C. and the resulting titanium film may comprise a <111> crystal structure as illustrated by peak 304 in the XRD data of FIG. 3A, the peak 304 in the XRD having a FWHM of less than 1°.

A further indication of the crystalline quality of the titanium nitride films deposited according to the embodiments of the disclosure may be established by examining the relative intensities of the XRD peaks 304 and 306 in FIG. 3A. For example, the XRD data represented by lines 300 and 302 are both dominated by XRD peak 304, corresponding to a <111> crystal structure, with a lesser XRD peak 306, corresponding to a <200> crystal structure. The crystalline quality of the titanium nitride films deposited according to the embodiments of the disclosure may be represented by the XRD intensity ratio of the <111> crystal structure (XRD peak 304) to the <200> crystal structure (XRD peak 306). For example, in some embodiments the XRD intensity ratio <111>:<200> may be greater than 1:1, or greater than 2:1, or greater than 3:1, or greater than 4:1, or even greater than 5:1. In some embodiments, the XRD intensity ratio <111>:<200> may be greater than 2:1, or greater than 2.5:1, or even greater than 3:1, for a titanium nitride deposited utilizing a titanium tetraiodide precursor at a deposition temperature equal to or less than approximately 400° C. In some embodiments, the XRD intensity ratio <111>:<200> may be greater than 2:1, greater than 2.5:1, or even greater than 3:1, for a titanium nitride deposited utilizing a titanium tetraiodide precursor at a deposition temperature equal to or less than approximately 300° C. In addition, in some embodiments, the XRD intensity ratio <111>:<200> for titanium nitride film deposited utilizing a titanium tetraiodide precursor may be substantially temperature independent for deposition temperatures between approximately 300° C. and approximately 400° C.

In contrast to the cyclical deposition methods disclosed herein, i.e., a cyclical deposition process comprising a titanium tetraiodide precursor, FIG. 3B illustrates the 2 theta x-ray diffraction (XRD) scans of a number of titanium nitride films deposited according to prior art methods utilizing titanium tetrachloride (TiCl₄) as the titanium precursor. The XRD peaks labelled as 308A, 308B, and 308C denote titanium nitride films comprising a <111> crystal structure, deposited at a substrate temperature of approximately 400° C. (XRD peak 308A), deposited at a substrate temperature of approximately 350° C. (XRD peak 308B), and deposited at a substrate temperature of approximately 300° C. (XRD peak 308C). In addition, the XRD peaks labelled as 310A, 310B, and 310C denote titanium nitride films comprising a <200> crystal structure, deposited at a substrate temperature of approximately 400° C. (XRD peak 310A), deposited at a substrate temperature of approximately 350° C. (XRD peak 310B), and deposited at a substrate temperature of approximately 300° C. (XRD peak 310C).

As previously described herein, an indication of the crystalline quality of a titanium nitride film may be given by the XRD peak intensity ratio of the <111> crystal structure to the <200> crystal structure. Examination of FIG. 3B illustrates that as the deposition temperature of the titanium nitride films deposited utilizing titanium tetrachloride reduces from approximately 400° C., down to approximately 350° C., and further down to approximately 300° C., the XRD peak intensity ratio <111>:<200> correspondingly changes from approximately 2:1 at a deposition temperature of approximately 400° C., to approximately 1:1.25 at a deposition temperature of approximately 350° C., to approximately 1:2 at a deposition temperature of approximately 300° C. The variation observed in the XRD peak intensity ratio <111>:<200> for titanium nitride films deposited utilized titanium tetrachloride is in sharp contrast to that seen in FIG. 3A for titanium nitride films deposited utilizing titanium tetraiodide, wherein the XRD peak intensity ratio <111>:<200> is significantly higher and less deposition temperature dependent.

In some embodiments of the disclosure, the metal precursor may comprise a titanium tetraiodide (TiI₄) precursor and the nitrogen precursor may comprise ammonia (NH₃) and film deposited by the methods of the disclosure may comprise a titanium nitride film. In some embodiments, the titanium nitride film may comprise a titanium atomic %, i.e., a titanium content, of greater than 48 atomic %, or greater than 49 atomic %, or even greater than 50 atomic %. In the embodiments outlined herein, the atomic concentration of an element may be determined utilizing Rutherford backscattering (RBS).

The exemplary cyclical deposition methods disclosed herein may also deposit titanium nitride films with an improved impurity concentration compared with titanium nitride films deposited via prior art methods. In more detail, FIG. 4 illustrates a graph demonstrating the relationship between the atomic percentage (at-%) of impurities within a number of titanium nitride films and the substrate temperature during the deposition. Percentage impurity concentration data is illustrated for titanium nitride films deposited utilizing the common titanium tetrachloride (TiCl₄) precursor (as represented by the circular data markers) and percentage impurity concentration data is also illustrated for titanium nitride films deposited utilizing the titanium tetraiodide (TiI₄) precursor (as represented by the crossed data markers) of the embodiments of the current disclosure. It should be noted that the impurity concentration data represented in FIG. 4 was obtained utilizing x-ray photoelectron spectroscopy (XPS). Examination of the impurity concentration data illustrated in FIG. 4, clearly demonstrates that for a given deposition temperature (° C.) the titanium nitride films deposited utilizing the titanium tetraiodide (TiI₄) precursor have a lower atomic percentage (at-%) impurity concentration compared with titanium nitride films deposited utilizing a titanium tetrachloride (TiCl₄) precursor. For example, for a titanium nitride film deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than or equal to 250° C., the titanium nitride film has an atomic percentage (at-%) impurity concentration of less than 3%. In some embodiments, a titanium nitride film deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than or equal to 300° C., the titanium nitride film has an atomic percentage (at-%) impurity concentration of less than 2%. In some embodiments, a titanium nitride film deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than or equal to 350° C., the titanium nitride film has an atomic percentage (at-%) impurity concentration of less than 1%. In some embodiments, a titanium nitride film deposited utilizing a titanium tetraiodide (TiI₄) precursor at a substrate temperature of less than or equal to 400° C., the titanium nitride film has an atomic percentage (at-%) impurity concentration of less than 0.5%. In some embodiments, the impurities within the titanium nitride films deposited according to the current disclosure may include, but are not limited, to oxygen (O), iodine (I), and hydrogen (H).

In some embodiments of the disclosure the deposition methods disclosed herein may be utilized to deposit further forms of titanium nitride, such as, for example, a ternary titanium nitride. Therefore, the methods disclosed herein may be utilized to deposit a ternary titanium nitride, such as, for example, a titanium silicon nitride (TiSiN), a titanium oxygen nitride (TiON), or a titanium aluminum nitride (TiAlN). As a non-limiting example, a deposition cycle for depositing a ternary titanium nitride may comprise, contacting the substrate with a first vapor phase reactant comprising a titanium precursor, contacting the substrate with a second vapor phase reactant comprising a nitrogen precursor, and contacting the substrate with a third vapor phase reactant comprising at least one of a silicon precursor, an oxygen precursor, or an aluminum precursor.

In some embodiments of the disclosure, the first vapor phase reactant may comprise a titanium tetraiodide (TiI₄). In some embodiments of the disclosure, the second vapor phase reactant may comprise a nitrogen precursor, such as, for example, at least one of ammonia (NH₃), hydrazine (N₂H₄), triazane (N₃H₅), tertbutylhydrazine (C₄H₉N₂H₃), methylhydrazine (CH₃NHNH₂), dimethylhydrazine ((CH₃)₂N₂H₂), or a nitrogen plasma.

In some embodiments, the third vapor phase reactant may comprise a silicon precursor and the ternary titanium nitride deposited may comprise a titanium silicon nitride (TiSiN). In some embodiments, the silicon precursor may comprise at least one of silane (SiH₄), disilane (Si₂H₆), trisilane (Si₃H₈), chlorosilane (SiH₃Cl), dichlorosilane (SiH₂Cl₂), silicon tetrachloride (SiCl₄), silicon tetraiodide (SiI₄), hexachlorodisilane (Si₂Cl₆), trichlorosilane (SiHCl₃), or methyl silane (SiCH₆).

In some embodiments of the disclosure, the third vapor phase reactant may comprise an oxygen precursor and the ternary titanium nitride deposited may comprise a titanium oxygen nitride (TiON). In some embodiments, the oxygen precursor may comprise at least one of ozone (O₃), an oxygen radical, atomic oxygen (O), molecular oxygen (O₂), an oxygen plasma, water (H₂O), an alcohol, or hydrogen peroxide (H₂O₂).

In some embodiments of the disclosure, the third vapor phase reactant may comprise an aluminum precursor and the ternary titanium nitride deposited may comprise a titanium aluminum nitride (TiAlN). In some embodiments, the aluminum precursor may comprise at least one of trimethylaluminum (TMA), triethylaluminum (TEA), aluminum trichloride (AlCl₃), or dimethylaluminum hydride (DMAH).

In some embodiments of the disclosure, contacting the substrate with a third vapor phase reactant may comprise contacting, i.e., exposing, the third vapor phase reactant to the substrate for a time period of between 0.1 seconds and 2.0 seconds, or between 0.01 seconds and 10 seconds, or less than 20 seconds, or less than 10 seconds, or even less than 5 seconds. During the contacting of the third vapor phase reactant to the substrate the flow rate of the third vapor phase reactant may be less than 10 slm, or less than 1 slm, or even less than 0.1 slm.

In some embodiments of the disclosure, each contacting phase of the deposition cycle may be succeeded with a subsequent purging cycle wherein excess vapor phase reactant and reaction by products, if any, are removed from the substrate, for example, by a purging gas pulse and/or a vacuum generated by a pumping system. In some embodiments, the deposition cycle of contacting the substrate with a first vapor phase reactant, purging the substrate, contacting the substrate with a second vapor phase reactant, purging the substrate, contacting the substrate with a third vapor phase reactant, and purging the substrate, may be repeated one or more time until a ternary titanium nitride film of a desired thickness is formed over the substrate. It should also be noted that the methods disclosure for depositing a ternary titanium nitride are not limited to any particular contacting sequence of the first, second, and third vapor phase reactants. As a non-limiting example, the substrate may contacted with the first vapor phase reactant, followed by the third vapor phase reactant, and finally by the second vapor phase reactant. In addition, contacting the substrate with a particular vapor phase reactant may be repeated one or more times prior to contacting the substrate with a subsequent vapor phase reactant. As a non-limiting example, the substrate may be contacted with the first vapor phase reactant one or more times, followed by contacting the substrate with the second vapor phase reactant one or more times, and finally followed by contacting the substrate with the third vapor phase reactant one or more times.

The titanium nitride films deposited by the cyclical deposition processes disclosed herein may be utilized in a variety of contexts, such as, for example, as an electrode, or at least a portion of an electrode, configured for providing electrical current to one or more semiconductor device structures. In some embodiments, the titanium nitride films of the current disclosure may be utilized in CMOS device applications as at least a portion of an electrode to one or more CMOS devices. In alternative embodiments, the titanium nitride films of the current disclosure may be utilized as low temperature electrodes to memory devices such as dynamic random access memory (DRAM) devices, wherein the reduced deposition temperature permissible by the methods of the current disclosure may prevent unwanted oxidation of regions of the memory devices. In some embodiments of the disclosure, the titanium nitride films of the current disclosure may be utilized as low temperature, low electrical resistivity electrodes to any number of memory devices and components of memory devices, such as, for example, NAND, VNAND, or components such as, a buried word line, for example.

In more detail, the titanium nitride films deposited by the cyclical deposition processes disclosure herein may be utilized as at least a portion of an electrode to a CMOS device structure. To illustrate the benefits of utilizing the titanium nitride films of the present disclosure FIGS. 5A-5C illustrate current semiconductor device fabrication processes and the disadvantages found therein. For example, FIG. 5A illustrates a simplified cross sectional view of partially fabricated semiconductor device structure 500. It should be noted the partially fabricated semiconductor structures 500, 510 and 514 of FIGS. 5A-5C are simplified schematic diagram and do not include certain features and device layers, such as, for example, transistor structures, gate dielectrics, work function metals, adhesion layers, diffusions layers, etc.

The partially fabricated semiconductor device structure 500 (FIG. 5A), comprises a substrate 502 including one or more device structures disposed therein or thereon, such as, for example, a plurality of PMOS and NMOS transistors (not shown). The partially fabricated semiconductor device structure 500 may also comprise a dielectric layer 504, such as a interlayer dielectric (ILD), wherein the dielectric layer 504 comprises a number of high aspect ratio features 506, such as, for example, one or more gate trenches. In order to electrically connect the plurality of PMOS and NMOS devices an electrically conductive material, such as, for example, a metal-containing material may be deposited in the one or more trench structures 506 disposed in the dielectric material 504. For example, FIG. 5B illustrates a partially fabricated semiconductor device structure 510 which comprises, as a non-limiting example, a tungsten (W) metal fill 512 of the one or more trenches disposed in the dielectric layer 504. To ensure a complete fill of the one or more trench structures, the tungsten metal 512 is deposited to a thickness greater than the depth of the one or more trenches and may therefore substantially cover the upper surface of the dielectric material 504. To remove the excess tungsten metal 512 from unwanted region over the dielectric material 504, the partially fabricated semiconductor structure 510 may be subjected to a polishing process, e.g., chemical mechanical polishing (CMP), to planarize the tungsten surface and remove excess tungsten disposed over unwanted regions of the dielectric material 504.

FIG. 5C illustrates a partially fabricated semiconductor device structure 514 post polishing process and includes a number of undesirable features. For example, the tungsten fill metal 512 may be deposited by a chemical vapor deposition (CVD) process which may result in a tungsten fill metal 512 with a rough surface. In addition, the tungsten metal is commonly found to be difficult to remove and may require unacceptable amounts of over polishing. Such disadvantageous properties of the tungsten fill metal may result in a partially fabricated semiconductor structure 514 which comprises an upper surface including “dishing” features 516, i.e., an unacceptable loss of tungsten from within the one or more trench structures, as well as “erosion” features 518, i.e., wherein the polishing process results in the unwanted removal of portions of the dielectric layer 504. Accordingly, methods and related semiconductor device structures are desirable which enable low temperature, conformal deposition of one or more electrode layers over CMOS devices, wherein the material of the electrode is more suitable for a polishing process.

In some embodiments of the disclosure, the commonly utilized tungsten metal fill material may be replaced by titanium nitride films deposited according to the embodiments of the current disclosure. In some embodiments, the titanium nitride film may not only replace the tungsten metal fill material but may also replace additional layers commonly utilized in CMOS device fabrication, such as, for example, adhesion layers, capping layers and seed layers. Such embodiments of the disclosure may be described in more detail with reference to FIGS. 6A-6C, which illustrate cross-sectional schematic diagrams of a semiconductor fabrication process for forming an electrode over a CMOS device structure.

The following embodiments of the disclosure may be illustrated using a non-limiting example CMOS process flow commonly referred to in the art as “gate last”, wherein the gate electrode may be formed after source/drain region formation and associated high temperature processes. It should however be understood that the “gate last” embodiments illustrated in the current disclosure are non-limiting example embodiments of processes that may be utilized in the formation of example CMOS device structures including NMOS and PMOS device structures.

Therefore, FIG. 6A illustrates a partially fabricated semiconductor device structure 600 including a substrate 602, e.g., a silicon substrate, wherein the substrate 602 further includes a PMOS region 604 and a NMOS region 606. For the purpose of simplicity in describing the embodiments of the disclosure, only a single PMOS region 604 and a single NMOS region 606 are shown but it should be appreciated that the methods and structures disclosed herein may also apply to semiconductor device structures including a high number of PMOS regions and NMOS regions. The semiconductor substrate 602 may also include a shallow trench isolation (STI) 608, wherein the STI 608 separates and delineates the PMOS region 604 and the NMOS region 606.

Disposed over the semiconductor substrate 602 are a number of features including, spacers 610, e.g., silicon nitride spacers, and an interlayer dielectric 612, wherein the interlayer dielectric 612 includes one or more trench structures 614A and 614B, e.g., one or more gate trench structures, in which an electrode may be formed, such as, for example, a gate electrode structure. In some embodiments of the disclosure, the one or more trench structures 614A and 614B may comprise an aspect ratio (height/width) of more than about 2, or more than about 5, or more than about 10, or more than about 25, or more than about 50, or even more than about 100. In some embodiments of the disclosure, the one or more trench structures 614A and 614B may comprise a trench width of less than 60 nanometers, or less 20 nanometers, or even less than 10 nanometers.

Disposed in the trench structures 614A and 614B, and directly over the substrate 602 is an interface layer 616, which may comprise a silicon oxide and may be selectively formed on surface of the substrate 602 utilizing a chemical oxidation process. Also disposed in the trench structures 614A and 614B, and disposed directly over the interface layer 616 is high-k dielectric material 618, wherein the high-k material disposed over the PMOS region may be denoted as PMOS dielectric 618A and the high-k material disposed over the NMOS region may be denoted as NMOS dielectric 618B.

In some embodiments of the disclosure, one or more work function metals may be disposed over the high-k dielectric material 618. For example, a work function metal 620 may be disposed in the trench structure 614B and may comprise titanium aluminum carbide (TiAlC). In some embodiments of the disclosure, one or more work function metals may be also disposed in the trench structure 614A (not shown), i.e., over the PMOS regions. However, in alternative embodiments the work function metal over the PMOS region may be replaced by a subsequent deposition of a titanium nitride layer according to the embodiments of the disclosure.

FIG. 6B illustrates the partially fabricated semiconductor structure 600 (of FIG. 6A) after the deposition of a titanium nitride layer 624 according to the embodiments of the disclosure, thereby forming a partially fabricated semiconductor device structure 622. In some embodiments, the titanium nitride layer 624 substantially fills the one or more trench structures 614A and 614B. In some embodiments, the titanium nitride layer 624 may be disposed directly over the high-k dielectric material 618A, such as in the PMOS region wherein the titanium nitride layer 624 is disposed directly over the PMOS dielectric 618A. In alternative embodiments, one or more work function metals may be disposed between the titanium nitride layer 624 and the high-k dielectric material 618, such as in the NMOS region wherein the titanium nitride layer 624 is disposed directly over the work function metal 620. Therefore, in some embodiments of the disclosure, the titanium nitride films deposited utilizing a titanium tetraiodide (TiI₄) precursor may be utilized as a capping layer over an underlying film, such as, for example, an underlying work function metal. In some embodiments, a titanium nitride capping layer may be deposited at a deposition temperature of less than 400° C., or less than 350° C., or even less than 300° C., and may provide an oxidation/moisture barrier to the underlying layer(s). The reduction in the titanium nitride deposition temperature enabled by the embodiments of the disclosure may reduce the thermal budget experienced by the underlying layer(s). For example, a reduced deposition temperature of a titanium nitride capping layer, e.g., less than 300° C., may prevent the exposure of the underlying layer(s) to a high temperature environment when unloading an associated substrate from the deposition apparatus, which may result in reduced oxidation of the underlying layers as well as potentially increasing substrate throughput through the deposition apparatus by allowing substrate removal at a reduced temperature. In addition, the low temperature titanium nitride capping layer may have an increased density, even at reduced deposition temperature, which may increase the ability of the titanium nitride capping layer to prevent oxidation of the underlying layers. For example, the titanium nitride capping layers of the present disclosure may have a density greater than 4.9 g/cm³, or greater than 5.2 g/cm³, or even greater than 5.4 g/cm³.

Upon deposition of the titanium nitride layer 624 over the partially fabricated semiconductor device structure 622, a process may be utilized to remove excess titanium nitride and planarize the upper exposed surface of the partially fabricated semiconductor device structure. In some embodiments of the disclosure, a polishing process may be utilized to remove excess titanium nitride and planarize the upper exposed surface as illustrated by the partially fabricated semiconductor device structure 626 of FIG. 6C. Therefore, the embodiments of the disclosure substantially fill the one or more trench structures of a partially fabricated semiconductor device structure 626 with a titanium nitride layer 624 which may be more suited to a planarizing process than the commonly utilized tungsten fill metal. For example, the titanium nitride film 624 may be more suitable for processing via a polishing process due to the density of the titanium nitride film 624 disposed in the one or more trenches. In some embodiments of the disclosure, the titanium nitride film 624 disposed in the one or more trenches may have a density greater than 4.9 g/cm³, or greater than 5.2 g/cm³, or even greater than 5.4 g/cm³. In addition, the planarization process performed on the titanium nitride layer 624, such as, for example, a chemical mechanical polishing (CMP) process, may result in a planar titanium nitride surface 628 which is substantially free of dishing features. In addition, in some embodiments of the disclosure, the use of a titanium nitride film, as opposed to the common tungsten (W) fill metal, may enable a less aggressive polishing process, i.e., a reduced requirement for over polishing, which may result in an upper exposed surface of the interlayer dielectric 630 which is substantially free of erosion features.

Since titanium nitride is of a lower density than tungsten and since the titanium nitride may be deposited with a smoother surface, i.e., a lower r.m.s. average surface roughness, the planarization of the titanium nitride film may be more readily achieved when substituting the common tungsten metal fill material with the titanium nitride films deposited according to the embodiments of the disclosure. Therefore, in some embodiments, the planar titanium nitride surface 628 may have an average r.m.s. surface roughness (R_(a)) of less than 5 Angstroms, or less than 2 Angstroms, or even less than 0.5 Angstroms.

In additional embodiments of the disclosure, the titanium nitride films deposited according to the methods disclosed herein may be utilized as an electrode to a memory device, and particular may be utilized as the top electrode to a dynamic random access (DRAM) device. In more detail, titanium nitride has been utilized as a top electrode in DRAM device structures, but the top titanium nitride electrode has commonly been deposited at a relatively high deposition temperature, such as, for example, at a deposition temperature of greater than 400° C. At such high deposition temperatures there may be an increased possibility of unwanted oxidation of a bottom titanium nitride electrode adjacent to a dielectric structure, such as, for example, a ZrO₂/Al₂O₃/ZrO₂ multilayer dielectric structure, commonly referred to as a ZAZ capacitor.

Therefore, in some embodiments of the disclosure, a partially fabricated semiconductor device structure 700 may comprise a dynamic random access memory (DRAM) device, as illustrated in FIG. 7. In more detail, the DRAM device structure 700 may comprise a bottom electrode 702 which may comprise a titanium nitride electrode. Disposed above the bottom electrode 702 may be a dielectric structure 704 which may comprise a ZrO₂/Al₂O₃/ZrO₂ multilayer dielectric structure, i.e., a ZAZ capacitor. Disposed above the dielectric structure 704 may be a top electrode 706 and the top electrode 706 may comprise a titanium nitride electrode deposited according to the embodiments of the current disclosure. For example, in some embodiments, the top titanium nitride electrode 706 may be deposited at a temperature of less than 400° C., or less than 350° C., or even less than 300° C. Even at a reduced deposition temperature, the top titanium nitride electrode 706 may have an electrical resistivity of less than 400 μΩ-cm, or less than 200 μΩ-cm, or even less than 100 μΩ-cm. In additional embodiments, the top titanium nitride electrode 706 may have a density greater than 4.9 g/cm³, or greater than 5.2 g/cm³, or even greater than 5.4 g/cm³.

Therefore, the embodiments of the disclosure allow for the deposition of a top titanium nitride electrode 706 as part of a DRAM device structure 700 whilst maintaining the high quality of the titanium nitride layer. In addition, in some embodiments depositing the top electrode 706 at a substrate temperature of less than 300° C. may result in substantially no oxidation at an interface 708 disposed between a bottom titanium nitride electrode 702 and a dielectric structure 704. Preventing, or substantially preventing, oxidation of the bottom titanium nitride electrode 702 may avoid an increase in leakage current in the DRAM device structure and avoid the formation of undesirable charge traps at, and proximate to, interface 708.

The embodiments of the disclosure may also provide semiconductor device structures. Therefore, in some embodiments a semiconductor device structure may comprise: a partially fabricated semiconductor device structure; and a titanium nitride electrode disposed over the partially fabricated semiconductor device structures; wherein the titanium nitride electrode has an electrical resistivity of less than 400 μΩ-cm.

In some embodiments, the partially fabricated semiconductor device structure may comprise a CMOS device structure, such as structure 626 of FIG. 6C. In some embodiments, the partially fabricated semiconductor device structure may comprise a dynamic random access memory (DRAM) device structure, such as structure 700 of FIG. 7. The partially fabricated semiconductor device structures described herein are non-limiting examples of semiconductor structures utilizing the titanium nitride electrodes of the current disclosure and it should be appreciated that the titanium nitride electrodes deposited according to the embodiments of the present disclosure may be utilized in any number of semiconductor device structures and electrode applications.

The partially fabricated semiconductor device structures of the current disclosure, i.e., structure 626 of FIG. 6C and structure 700 of FIG. 7, include a titanium nitride electrode, such as titanium nitride electrode 624 of structure 626, and titanium nitride electrode 706 of structure 700. In some embodiments, the titanium nitride electrode (624, 706) may have an average r.m.s. surface roughness (R_(a)) of less than 5 Angstroms, or less than 2 Angstroms, or even less than 0.5 Angstroms. In some embodiments, the titanium nitride electrode (624,706) may have a density of greater than 4.9 g/cm³, or greater than 5.2 g/cm³, or even greater than 5.4 g/cm³. In some embodiments, the titanium nitride electrode (624, 706) may comprise a <111> crystal structure with a XRD FWHM of less than 1° and a XRD intensity ratio <111>:<200> greater than 2:1. In some embodiments, the titanium nitride electrode (624, 706) may have an electrical resistivity of less than 400 μΩ-cm, or less than 300 μΩ-cm, or less than 200 μΩ-cm, or even less than 100 μΩ-cm. In some embodiments, the titanium nitride electrode (624, 706) may have an electrical resistivity of less than 150 μΩ-cm at a thickness of less than 40 Angstroms. In some embodiments, the titanium nitride electrode (624, 706) may have an atomic percentage (at-%) impurity concentration of less than 3%, or less than 2%, or even less than 1%.

In some embodiments of the disclosure, the partially fabricated semiconductor device structure may comprise a CMOS device structure, such as, for example, semiconductor structure 626 of FIG. 6C. In such embodiments, the partially fabricated semiconductor device structure may comprise one or more trench structures and the titanium nitride electrode 624 may substantially fill the one or more trench structures. In addition, the titanium nitride electrode 624 disposed within the one or more trench structures may comprise an upper exposed surface which may be substantially free of dishing features, resulting in an upper planar surface 628 of the titanium nitride electrode having an average r.m.s. surface roughness (R_(a)) of less than 5 Angstroms, or less than 2 Angstroms, or even less than 0.5 Angstroms.

In some embodiments of the disclosure, the partially fabricated semiconductor device structure may comprise a dynamic random access memory (DRAM) device structure, such as, for example, semiconductor structure 700 of FIG. 7. In such embodiments, the titanium nitride electrode deposited according to the embodiments of the current disclosure, may comprise a top electrode 706. In such embodiments, the interface 708 disposed between a bottom electrode 702 and a dielectric structure 704 may be substantially free of unwanted oxidation products. In some embodiments of the disclosure, the bottom electrode 702 may comprise a titanium nitride layer deposited according to the embodiments of the present disclosure.

Embodiments of the disclosure may also include a reaction system configured for forming the titanium nitride films of the present disclosure. In more detail, FIG. 8 schematically illustrates a reaction system 800 including a reaction chamber 802 that further includes mechanism for retaining a substrate (not shown) under predetermined pressure, temperature, and ambient conditions, and for selectively exposing the substrate to various gases. A precursor reactant source 804 may be coupled by conduits or other appropriate means 804A to the reaction chamber 802, and may further couple to a manifold, valve control system, mass flow control system, or mechanism to control a gaseous precursor originating from the precursor reactant source 804. A precursor (not shown) supplied by the precursor reactant source 804, the reactant (not shown), may be liquid or solid under room temperature and standard atmospheric pressure conditions. Such a precursor may be vaporized within a reactant source vacuum vessel, which may be maintained at or above a vaporizing temperature within a precursor source chamber. In such embodiments, the vaporized precursor may be transported with a carrier gas (e.g., an inactive or inert gas) and then fed into the reaction chamber 802 through conduit 804A. In other embodiments, the precursor may be a vapor under standard conditions. In such embodiments, the precursor does not need to be vaporized and may not require a carrier gas. For example, in one embodiment the precursor may be stored in a gas cylinder. The reaction system 800 may also include additional precursor reactant sources, such precursor reactant source 806 which may also be coupled to the reaction chamber by conduits 806A as described above.

A purge gas source 808 may also be coupled to the reaction chamber 802 via conduits 808A, and selectively supplies various inert or noble gases to the reaction chamber 802 to assist with the removal of precursor gas or waste gases from the reaction chamber. The various inert or noble gases that may be supplied may originate from a solid, liquid or stored gaseous form.

The reaction system 800 of FIG. 8, may also comprise a system operation and control mechanism 810 that provides electronic circuitry and mechanical components to selectively operate valves, manifolds, pumps and other equipment included in the reaction system 800. Such circuitry and components operate to introduce precursors, purge gases from the respective precursor sources 804, 806 and purge gas source 808. The system operation and control mechanism 810 also controls timing of gas pulse sequences, temperature of the substrate and reaction chamber, and pressure of the reaction chamber and various other operations necessary to provide proper operation of the reaction system 800. The operation and control mechanism 810 can include control software and electrically or pneumatically controlled valves to control flow of precursors, reactants and purge gases into and out of the reaction chamber 802. The control system can include modules such as a software or hardware component, e.g., a FPGA or ASIC, which performs certain tasks. A module can advantageously be configured to reside on the addressable storage medium of the control system and be configured to execute one or more processes.

Those of skill in the relevant arts appreciate that other configurations of the present reaction system are possible, including a different number and kind of precursor reactant sources and purge gas sources. Further, such persons will also appreciate that there are many arrangements of valves, conduits, precursor sources, purge gas sources that may be used to accomplish the goal of selectively feeding gases into reaction chamber 802. Further, as a schematic representation of a reaction system, many components have been omitted for simplicity of illustration, and such components may include, for example, various valves, manifolds, purifiers, heaters, containers, vents, and/or bypasses.

The example embodiments of the disclosure described above do not limit the scope of the invention, since these embodiments are merely examples of the embodiments of the invention, which is defined by the appended claims and their legal equivalents. Any equivalent embodiments are intended to be within the scope of this invention. Indeed, various modifications of the disclosure, in addition to those shown and described herein, such as alternative useful combination of the elements described, may become apparent to those skilled in the art from the description. Such modifications and embodiments are also intended to fall within the scope of the appended claims. 

What is claimed is:
 1. A semiconductor device structure, comprising: a partially fabricated semiconductor device structure comprising a trench structure comprising a high-k dielectric material, and a titanium nitride electrode disposed over the high-k dielectric material, wherein the titanium nitride electrode has an electrical resistivity of less than 400 μΩ-cm.
 2. The structure of claim 1, wherein the titanium nitride electrode has an average r.m.s. surface roughness (R_(a)) of less than 2 Angstroms.
 3. The structure of claim 1, wherein the titanium nitride electrode has a density greater than 5.4 g/cm³.
 4. The structure of claim 1, wherein the titanium nitride electrode has an electrical resistivity of less than 150 μΩ-cm at a thickness of less than 40 Angstroms.
 5. The structure of claim 1, wherein the titanium nitride electrode comprises a XRD peak intensity ratio <111>:<200> greater than 2:1.
 6. The structure of claim 1, wherein the titanium nitride electrode substantially fills the trench structure.
 7. The structure of claim 1, wherein the titanium nitride electrode comprises a planar upper surface substantially free of dishing features.
 8. The structure of claim 1, wherein the partially fabricated semiconductor device structure comprises a CMOS device structure, or a memory device.
 9. The structure of claim 1, wherein the titanium nitride electrode is formed using titanium tetraiodide as a titanium precursor.
 10. The structure of claim 1, wherein the titanium nitride electrode comprises a titanium content of at least 48 atomic %.
 11. The structure of claim 1, wherein the titanium nitride electrode comprises an impurity concentration of less than 3 atomic %.
 12. A semiconductor device structure, comprising: a partially fabricated semiconductor device structure comprising a trench structure; a high-k dielectric material disposed in the trench structure; a work function metal disposed over the high-k dielectric material in the trench structure; and a titanium nitride electrode disposed over the work function metal in the trench structure, wherein the titanium nitride electrode has an electrical resistivity of less than 400 μΩ-cm.
 13. The structure of claim 12, wherein the titanium nitride electrode comprises a planar upper surface substantially free of dishing features.
 14. The structure of claim 12, wherein the titanium nitride electrode is formed using titanium tetraiodide as a titanium precursor.
 15. The structure of claim 12, wherein the titanium nitride electrode comprises a titanium content of at least 48 atomic %.
 16. The structure of claim 12, wherein the titanium nitride electrode comprises an impurity concentration of less than 3 atomic %.
 17. The structure of claim 12, further comprising a spacer disposed between a portion of the high-k dielectric material and the trench structure.
 18. The structure of claim 12, wherein the work function metal comprises titanium aluminum carbide.
 19. A semiconductor device structure, comprising: a bottom electrode comprising titanium nitride; a dielectric structure overlying the bottom electrode; and a top electrode comprising titanium nitride overlying the dielectric structure, wherein the top electrode has an electrical resistivity of less than 400 μΩ-cm, and wherein the partially fabricated semiconductor device structure comprises a dynamic random access memory (DRAM) device structure.
 20. The structure of claim 19, wherein the bottom electrode has an electrical resistivity of less than 400 μΩ-cm. 